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ABSTRACT:
A modular 2-micron BiCMOS process was developed from an existing 2-micron
N-Well CMOS process. The process maintains compatibility with the existing 2-
micron CMOS design rules and design library, meets the NPN device parameter
targets supplied, and utilizes present manufacturing operations and
equipment, with a minimum number of additional masks and steps. NPN
transistor parameter targets were determined from intended technology
applications. Process integration options are introduced and evaluated. A
procedure for process latitude determination and process optimization is
presented.
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I. INTRODUCTION/ OBJECTIVE:
Electronic imaging systems require a large variety of both analog and digital
signal processing techniques and circuits. These include clock generators and
drivers, sample and hold circuits, A/D's, memory, log and anti-log circuits, and
flexible I/O.1 In order to reduce cost and size, and improve reliability of
electronic imaging systems, it is desirable to be able to integrate many or all of
these functions on a single chip. BiCMOS process technology provides this
mixed analog/digital capability.2
Due to the speed and logic density required, the intended applications and
systems cannot be practically realized with the existing 4um BiCMOS process.
The device speed and logic density of a 2um process technology is required.
Much of the digital circuit design and characterization work has been
completed in the existing 2um CMOS process. An extensive library of digital
logic cells and macrocells is in place and has been used to realize DSP circuits
and systems.
In order to utilize the design library generated, the 2um BiCMOS process must
be modular in the sense that it is created by insertion of a module, or set of
steps, into the baseline 2um CMOS process. The resulting BiCMOS process must
remain compatible with the existing baseline design rules, and the CMOS
device characteristics must be the same as those in the baseline process. In
order to mimimize development time and cost, as well as production costs, the
BiCMOS process must also be realized by a minimum number of additional
process steps and time, and use existing manufacturing equipment and
operations.
The process development procedure and results are presented. First NPN
device requirements obtained from system and circuit designers are provided.
Process integration options are introduced and evaluated for compliance with
the modularity, device performance, and cost criteria. Next, device model
calibration is demonstrated. Using a statistical design of experiments
approach, potential integration options are then examined to determine
attainable NPN performance. Results from fabrication experiments are
presented and discussed, demonstrating 2 alternatives for the NPN
integration.
II. LITERATURE REVIEW:
A. BICMOS PROCESS INTEGRATION:
BiCMOS process development has been underway for more than 22 years. Early
efforts were led by RCA with the first BiCMOS publication in 1969, and work
reported in the early 1970's dealing primarily with metal gate CMOS-Bipolar
operational amplifiers.3-4 The focus shifted in the mid 70's and early 80's to
smart power devices and applications. Texas Instruments, Motorola, General
Electric and others published work in this area.5>6.7 The first papers dealing
with integration of VLSI CMOS and bipolar devices appeared in 1983 to
1 984.-"'10,2 At that time 2um BiCMOS processes were introduced for high
speed logic and gate array families. Since then, scaled BiCMOS processes have
been reported in the literature, with 1.3um, lum, .8um and .5um published in
1985, 1985, 1987, and 1989 respectively.1 1.12,13.2 Applications have broadened
into high speed memories, mixed analog and digital circuits, and more.1 4
Specific process integration approaches have varied greatly, depending on
the intended application, and the process technologies already in place. The
end result however, has always been to marry the strengths of CMOS and
bipolar on a single integrated circuit.
B. REVIEW OF BIPOLAR DEVICE THEORY:
The standard symbols and nomenclatures for an NPN bipolar transistor are
shown in Figure 2.I.1-*
Collector (N)
Base (P)
o
O i ofTt'
, O ^ VCEt
VBE
Emitter (N+) r V [o 1 o
(a) (b)
Figure 2.1 - Standard symbols and nomenclatures for an NPN transistor. Voltages in (b) are for the
common emitter configuration.
The DC characteristics of this device can be derived from p-n junction theory.
The expressions for terminal currents in the forward active region are given
by,16
*><.*W)
u =
IB
qAEDnniz
Qb
IC
"FE
IE = IC + IB
(2.1)
(2.2)
(2.3)
(2.4)
where q is the electron charge, VBE is the potential applied between the
emitter and the base, k is the boltzman constant, T is the temperature, A is the
emitter area, Dn is the diffusivity of electrons in the base, nj is the intrinsic
carrier concentration in silicon, Qb is the total charge in the base, and hpE is
the common emitter current gain.
Typical transfer characteristics are shown in Figure 2.2.17'1^
0.4 0.6 0.8
(a)
Saturation
Region -^
IC
VCE
(b)
Forward
Active Region
Figure 2.2 - Typical transfer curves for an NPN transistor in the common emitter configuration: (a)
Gummel plot; log(IC) and log(IB) vs. VBE for one VCE, (b) IC vs. VCE.
A cross section of a typical NPN in a BiCMOS process is shown in Figure 2.3.2
Field Oxide
Collector
Contact
Base Emitter
Contact Contact Metallization
N+S/D
(Collector)
P+S/D
ixtrinsic Base)
N+S/D
Emitter)
^
3 P Intrinsic Base /
P Substrate
N-Well
(Collector)
Figure 2.3 - Cross section of a typical planar NPN transistor in a BiCMOS process.
The NPN transistor can be described by a set of device parameters that are
useful for circuit design and analysis.19 The parameters pertinent to this
work are presented here.
1. Current Gain:
The common emitter current gain, referred to as lipp, is defined as,20
. 3IC o
hFE=TT^ = -i (2-5)dIB 1-afj
where, an is the common base current gain and is defined as,20
a0 = yaTM = yaT . (2.6)
a-p is called the base transport factor, and is defined as,2*-*
w2
_
incremental electron current reaching the collector _ , "B ._ .OCp = = i \Z. I)
incremental electron current from the emitter 9T2
LB = </d~t; (2.7.1)
where W is the width of the base, L is the diffusion length of minority carriers
in the base, and Tn is the electron lifetime in the base region. Thus, the base
transport factor is a function of the base doping level and the minority carrier
lifetime in the base.
y is called emitter efficiency, and is defined as,2^
2
incremental electron current from the emitter , ^pniE^AB^B ,
Y= =1 - (2.8)
total emitter current Dni&NDELE
LE=VrV^ (281)
where, Dp is the diffusivity of holes in the emitter, njp is the intrinsic carrier
concentration in the emitter, niB is the intrinsic carrier concentration in the
base, NAB is the doping concentration in the base, NDE *s tne doping
concentration in the emitter, LE is the diffusion length of holes in the emitter,
and Tp is the lifetime of holes in the emitter. Emitter efficiency is a function
of the doping level, and minority carrier lifetime in the emitter.
A typical plot of hpE as a function of collector current is provided in Figure
2.4.21 At low collector currents, the current gain can be degraded as a result
of recombination-generation current in the emitter-base depletion region, or
surface leakage current.21 At high current levels hFE begins to decrease due
to high level injection effects in the base or the collector.2 1
200
hFE
20/div.
hFE vs. LogIC
--1
Roll off
at low currents High Level
\ Injection iJ L 7
p
J
,F vCE= 5\/ ..
J {/ E \
1E-12
IC(A) decade/div.
Figure 2.4 - Typical plot of hpE vs. collector current.
1E-01
The value of hpE affects circuit characteristics such as voltage gain of common
emitter amplifiers, and output impedance of cascode current sources.22
2. Knee Current:
As indicated in the discussion above, current gain begins to decrease at higher
collector current due to high level injection effects. These can occur in either
the collector or base regions. The high level injection region is indicated in
Figure 2.2.21 In modern bipolar transistors, transistion into the high level
injection region is typically determined by the minimum doping level in the
collector. This phenomenon is referred to as the Kirk effect, or base pushoui.
It can be shown that the onset of high level injection due to base push-out is
approximated by,2 3
*1 = qNDmin vl (2.9)
The knee current, IK, is a parameter used to characterize the collector curren;
where this transition into the high level injection region occurs. This is
shown in Figure 2.524
VBE
Figure 2.5 - Log IC vs. VBE plot showing definition of l. Note that l > l-|
3. Collector Resistance:
Rq is resistance encountered as electrons flow from the emitter to the
collector. The effect of series collector resistance is depicted in Figure 2.6.25
slope = R.
IC
NPN1
-NPN2
RCNPN1 > RCNPN2
VCE
Figure 2.6 - NPN IC vs VCE plot showing the effect of series collector resistance.
Rq is important to consider in high frequency circuits as well as in
applications where a low resistance is needed.2 6 This resistance can be
approximated using Equation 2.10 and Figure 2.7.27
Rc = rcl +rc2 + rc3 (2.10)
rcl=
i 2!
plTl bl
W1L1 al-bl
.
^L2
rc2=ps2w
(2.11)
(2.12)
rc3=
1 *L
p3T3 b3
W3 L3 a3-b3
(2.13)
where, rl is the resistivity of the lightly doped collector region under the
active base, Tl is the thickness of the lightly doped collector region under the
active base, Wl is the width of the emitter, LI is the length of the emitter, al is
the ratio of the width of the bottom rectangle, (indicated by the dashed lines in
Figure 2.7), to the width of the emitter, bl is the ratio of the length of the
bottom rectangle, (indicated by the dashed lines in Figure 2.7), to the length of
the emitter, rs2 is the sheet resistance of the subcollector, W2 is the width of
the subcollector, L2 is the length of the subcollector, and r3,T3,a3, and b3 are
as stated for rl,Tl,al,bl for the area under collector contact.
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Figure 2.7 - Collector resistance schematic
4. Early Voltage:
The Early Voltage, V^ , is a parameter used to characterize the change in
collector current in the forward active region, with increasing VCE and
constant VBE.31 This is shown in Figure 2.8.2^
10
IC
Early
Voltage
(" \)
0 VCE +
Figure 2.8 - Ouput characteristics of common emitter NPN transistor, showing change of IC with
increasing VCE, and definition of Early Voltage.
With VBE constant, any change in VCE will result in an equal change in VCB.
As VCB increases, the base-collector depletion region will widen and the base
width, WB, will decrease by Axb.29 This is depicted in Figure 2.9.29 The change
in base-collector depletion region width, Axbc, change in base depletion
region width, Axb, and the change in base width, AWB are given by Equations
2.14, 2.15 and 2.16.30
Axbc =
2esi(NA + ND
"^Kh^ (Om-avcb)NANA^D
rNAND^kT
<t>bi = Yln
ND
Axb = Axbc^- = AWB
(2.14)
(2.15)
(2.16)
Differentiation of Equation 2.1 yields, 31
1 1
SIC
5VCE
^ADnnP /qVBE^ dQs
6XP1 kT JdVCE
-IC dWB
Qb dVCE WB dVCB
(2.17)
for a uniform base NPN transistor. From Figure 2.8, VA is given by,32
V
IC
A
{ 5IC "l1 8VCE J
(2.18)
Examination of Equations 2.14 through 2.17 indicates that VA is a function of
the base and collector doping profiles. For a given base profile, VA will
decrease with increasing collector doping. For a given collector doping
profile, VA will increase with increasing base doping.
VCE2>VCE1
SSSSSSSSSSSSfSSS/S/S/S
SSSSS/SSSSSS/S//SS///S.
1 f s f t / # j s\-mittfir * * t f * * * * * t\
% \ \ \ \ \ \ \ ' ... X\\\\XXX\\
: s/ss/sss HmiTTAr **********
Figure 2.9 - Cross section of NPN active base region, showing the effect of increasing VCE on
basewidth.
A large Early Voltage is important in analog circuits where a high small signal
output resistance is required , such as active load current sources.3 3
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5. Unity Gain Frequency:
The unity gain frequency, fT, is defined as the frequency of operation where
hEE is equal to one.37 This frequency is a function of the delay time, xec,
encountered as carriers flow from the emitter to the collector.34
fT =
1
271T0 (2.19)
This delay is comprised of four components; the emitter depletion-layer
charging time, xe, the base charging time, xb, the collector depletion-layer
transit time, tc, and the collector charging time, t'c.34 These are a function of
the physical structure of the transistor and are given by Equations 2.20 -
2.25.34
Xec = Te + Tb + Xc + T( (2.20)
xe is the emitter depletion layer charging time and is given by,
Te = re(Ce + Cc + Cp) (2.21)
where re is the small signal emitter resistance, Ce is the emitter capacitance, Cc
is the collector capacitance, and Cp is any other parasitic capacitance tied to
the base.
Tb is the base charging time and is given by,
V
Ti~2 1+ ; ^c
2Dn
uBWB
(2.22)
(2.23)
13
where c;bi is the built in electric field produced by the base doping profile, and
ub is the electron mobility in the base.
transit time and is given by,
tc is the collector depletion layer
*c =
xc-Wc
2v,
(2.24)
where xc is the collector depletion layer width, and Wc is the collector width.
x'c is the collector charging time and is given by,
T'c - RCCC (2.25)
It is evident that to increase fj, the base width and collector width should be
decreased, emitter and collector resistance should be decreased, and all
parasitic capacitances should be decreased. A typical fj versus collector
current curve is shown in Figure 2.10.34
o
o -
4 - fT
N 3 -I
o
-
1-
2 -
1 -
0 -
to
o
in
o o
CO
o
CNJ
o
IC(A)
Figure 2.10 - Typical plot of fj versus collecor current
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f-p affects circuit speed performance measures such as the gain bandwidth of
amplifiers.3 8
6. Maximum Voltage Limitations:
a. Collector to Base:
The maximum voltage that can be applied between the collector and the base is
usually determined by the breakdown voltage of the collector-base junction.
This maximum voltage is referred to as BVCBO, the collector to base breakdown
voltage with the emitter open.36 This breakdown voltage is typically due to
avalanche breakdown.36 Avalanche breakdown occurs when the electric
field is high enough to impart sufficient energy to free carriers within the
depletion region, for them to break covalent bonds during collision with the
lattice.37 This creates two additional carriers that can subsequently undergo
the same process, thus producing a sudden multiplication of free carriers.37 it
can be shown that the breakdown voltage for one-sided abrupt p+n junction
can be approximated by,37
BV = fri
2qND
(2.26)
where 1 is the electric field required to produce avalanche multiplication.
A plot showing the critical electric field, 1, as a function of doping
concentration is shown in Figure 2.1 1.37
i i 1 1 i n-n i rr_ io' tr i r-m i ttti
E
u
>
10' 10 10'6
10"
Concentration N (cm-3,)
Figure 2.11 - Critical breakdown field as a function of background concentration.
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The electric field will be affected by the shape of the diffused
junction.37 As a
result of the junction curvature the electric field increases and the
breakdown voltage decreases.37 Figure 2.12 shows the breakdown voltages for
one-sided step junctions as a function of doping concentration and junction
depth.37
BREAKDOWN VOLTAGE OF PLANAR SILICON ONE-SIDED STEP JUNCTIONS
' ' ' ' '10'S ' ' 10"
Background Concentration, Cg (atoms/cm )
Figure 2.12 - Breakdown voltage curves for one-sided abrupt junctions
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b. Collector to Emitter;
The maximum voltage that can be applied between the collector and the
emitter is given by two breakdown voltages, the collector to emitter
breakdown voltage with the base shorted, BVCES, and the collector to emitter
breakdown voltage with the base open, BVCEO.38 BVCES is usually equal to
BVCBO.38 BVCEO can occur either due to avalanche breakdown or due to
punch-through.39 Avalanche induced BVCEO is given by,
BVCBCL,
BVCEO = ^ (2.27)
(hFE+ l)n
where BVCBOpi is the planar breakdown voltage of the collector-base junction,
and n is typically near 4.3 8
Punch-through occurs when the base-collector depletion region reaches
through the base to the emitter-base depletion region, before the planar
collector-base junction can avalanche.39 This can occur if the lightly doped
collector region is narrow, or the base is lightly doped.
c. Emitter to Base:
The emitter to base breakdown voltage with the collector open, BVEBO,
typically determines the maximum voltage that can be applied between the
emitter and the base.40 This breakdown voltage can be due to the avalanche
effect or tunneling.40 Tunneling dominates in heavily doped junctions
where the potential barrier under reverse bias becomes narrow enough that
tunneling of electrons from the valence band to the conduction band can
occur.41 This mechanism dominates for breakdown voltages less than 6.2V.41
Since the emitter is typically very heavily doped, care must be taken in base
formation to keep BVEBO sufficiently high.40-41
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III. NPN DEVICE TARCFTS-
Device parameter targets for the NPN transistor were solicited from the system
and circuit design groups. The targets provided were based upon specific
applications of interest, and the subsequent circuit and device performance
required to realize system specifications. The resulting transistor parameter
needs are shown in Table 3.1, along with device parameters from published
results on similar BiCMOS processes. fT was stated as the primary target due to
required circuit speed performance.
TABLE 3.1 - NPN PARAMETER TARGETS
Source SE
urn x urn
hFE fT vA
(volts)
Ik
(mA)
Rc
(ohms)
BVCEO
(volts)
BVCBO
(volts)
BVEBO
(volts)
Refer.
DEC 2 x 30 130 16.8 9
EXAR 250 2.0 >20 42
Hitachi 2x5 100 3.8 120 8.6 10
Motorola 2.5 x 7 100 3.0 1.7 500 5.5 8
Tl 100 4.0 10 26 6.5 43
Toshiba 4.5 x 7.5 100 2.6 10 16 35 11 2
This
Work
4.5 x 6 >100* >3.0 >50 >3.0 <350 >12 -15 >12-15 >5
* valid for IC down to at least 100 nA
IV. PROCESS INTEGRATION OPTIONS:
With NPN device parameter targets established, options for integration of this
device into the existing 2um N-Well CMOS process were assessed using the
criteria of process modularity, process complexity, process compatibility with
existing manufacturing operations and equipment, and realization of the
specified NPN characteristics. In the following sections, process integration
alternatives are introduced, the potential compliance with device parameter
targets evaluated, advantages and disadvantages of each discussed, and finally,
some alternatives chosen for further process and device design simulations
and experiments.
1 8
A.COLLECTOR INTFORATION OPTIONS:
In order to maintain process modularity, the NPN collector must be created
without significantly affecting the thermal history or doping profiles of the
CMOS devices. Given this constraint, and that imposed by use of existing
fabrication equipment, eight options were identified for collector integration.
These are listed below and depicted in Figure 4.1.
1. Use existing N-Well
2. Use existing N-Well plus Deep N+ plug,(DN+)
3. Use additional N-Well for NPN only
4. Use additional N-Well plus DN+
5. Use existing N-Well plus a Subcollector,(SC)
6. Use existing N-Well, SC and DN+
7. Use additional N-Well and SC
8. Use additional N-Well, SC and DN+
1. Option 1- Existing N-Well:
The exisiting N-Well profile is shown in Figure 4.2. The surface concentration
is 8xl0l-> cm'3, the junction depth is 4.6um, and the sheet resistance is 3400
ohms per square. The P+ S/D for the 2um CMOS process has a junction depth of
0.56um. The P+ to N-Well breakdown voltage is 3337,44 Consequently, the
BVCBO requirement can be met with the exsiting N-Well, provided the base of
the NPN has a junction depth or effective radius of curvature, that is not
significantly less than that for the P+ S/D. This option requires no additional
masks or process steps. The collector resistance provided by this option can be
estimated by using Equation 2.10 and Figure 2.7.
1 9
I P-substrate
Subcollector Pattern, Implant & Drive 3 (option 5-8)
5 Epi Depositions (option 5-8)
N-Well Pattern & Implant
TTUlUUmTUUHnmTtTU!.mTUUUl
Additional N-Well Patttern & Implant (option 3,4,6,8)
Deep N+ Plug Pattern & Implant ^ (option 2,4,7,8)
N-Well Drive
| Nitride
Acitve Area Pattern & Etch
|P-field Pattern & Implant
Anneal & Field Oxidation
Nitride Etch & Kooi Oxidation
Anti-Punchthrough Pattern & Implant
Gate Oxidation
[Threshold Adjust Implant
Gate Restore Anneal
Poly Deposition,Dope,Pattern & Etch
N+ Source/Drain
(also serves as collector contact)
LTO Deposition
P+ Source/Drain
BPSG Deposition
Final Anneal & BPSG Reflow
Double Level Metal to End of Process
j| | = CMOS base process
= Additional NPN process steps
Figure 4.1a - Collector integration process flow
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Process Cross Sections for
Collector Integration Options
Options 1-4:
ssssss/s/s////////.
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*****************************
s / s s ************** ***************************
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Options 5-8:
options 5 &7
options 6 &8
p-substrate
Figure 4.1b - Process cross sections for collector integration options
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Additional N-Well
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Depth (um)
Figure 4.2 - N-Well doping profiles
Using a minimum geometry transistor, this option will provide a collector
resistance of approximately 3803 ohms. Details of this calculation are shown
in Table 4.1.
The onset of high level injection effects at the collector will occur at a
collector current, II, approximated by Equation 2.9.23 Assuming an active base
junction depth of 0.3 to 0.6 um, IK for this option will be at least 3.84 mA.
Details of this calculation are shown in Table 4.2.
All of the above results are summarized in Table 4.3.
2. Option 2- Existing N-Well with a Deep N+ Plug:
The DN+ plug serves to reduce the collector resistance as well as suppress
saturation of the NPN.45 In order to maintain process modularity, the DN+ plug
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must be formed by an additional implant and the existing thermal steps. It is
desirable to have the junction depth of the plug very close to that of the N-
Well to minimize collector resistance. This option requires 1 additional mask
and lithography sequence, and 1 additional process step; an implant.
The collector resistance can be estimated similarly to that of option 1. Details
are provided in Table 4.1. A possible DN+ plug doping profile is shown in
figure 4.3. This option will provide a collector resistance of approximately
3348 ohms. Using Equation 2.9, IK for option 2 is at least 3.84 mA, (see Table
4.2).
All of the above results are summarized in Table 4.3.
3. Option 3- Additional N-Well:
The maximum N-Well doping level will be constrained by the NPN breakdown
voltages. Assuming that the active base junction depth will be on the order of
0.3 to 0.6 um, using Figure 2.11, the N-Well surface concentration must be less
than approximately 3x10^ cm~3 in order to provide a BVCBO greater than 15
volts. In order to maintain process modularity, it is desirable to create the
additional N-Well by a separate implant and the baseline process thermal steps.
The lowest sheet resistance possible is obtained by using the existing N-Well
drive. SUPREM-34^ simulations were carried out to determine the dose
required for this implant to produce a surface concentration of 3x10* " cm"3.
The resulting N-Well with a junction depth of 6.8um, and sheet resistance of
600 ohms per square, is shown in Figure 4.2. This process option requires 1
additional mask and 3 additional process steps; a photoresist strip, an implant,
and a clean cycle.
Using Equation 2.10, the minimum collector resistance obtainable by option 3
is approximately 952 ohms,(see Table 4.1). Using Equation 2.9, IK for option 3 is
at least 7.68 mA, (see Table 4.2).
All of the above results are summarized in Table 4.3.
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Figure 4.3 - Doping profile under the collector contact
4. Option 4- Additional N-Well and Deep N+ Plug:
This option will require 2 additional masks, and 4 additional process steps. The
other issues are as stated in the preceding discussion.
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Using Equation 2.10, the lowest obtainable collector resistance for this option
is approximately 770 ohms, (see Table 4.1). The IK for this option is at least 7.68
mA,(see Table 4.2).
All of the above results are summarized in Table 4.3
5. Option 5- Existing N-Well and Subcollector:
The subcollector serves to lower the collector resistance of the NPN and
improve latch-up immunity of the CMOS.2,8 Given the condition of using
existing fabrication equipment and manufacturing operations, subcollector
formation by implantation into a p-type substrate, and depostion of a p-type
epitaxial layer, was chosen. The resistivity of the epitaxial layer must be the
same as the CMOS substrate resistivity in order to maintain process modularity.
The thickness of the epitaxial layer will be determined by the breakdown
voltage, fj, and V^ requirements of the NPN, by the requirement that the N-
Well and subcollector merge to form a continuous N-type region, and by the
requirement that the PMOS device parameters remain the same as produced by
the baseline 2um CMOS process.47 If the optimum condtions for the NPN are
incompatible with those required by the PMOS device, then the subcollector
can be implemented exclusively in the NPN region, or a separate N-Well can be
used for the NPN. This option will require 1 additional mask step, and 6
additional process steps; 2 furnace oxidations, an implant, an epi deposition, a
photoresist strip, and a clean.
The collector resistance for this option is approximately 628 ohms, (see Table
4.1). Ij for this option is estimated to be 4.61 mA,(see Table 4.2).
All of the above results are summarized in Table 4.3.
25
6. Option 6- Existing N-Well.Subcollector. and Deep N+ Plug:
This option will require 2 additional masks, and 7 additional process steps. The
resulting collector resistance will be approximately 406 ohms,(see Table 4.1).
Ij will be on the order of 4.61 mA,(see Table 4.2).
All of the above results are summarized in Table 4.3.
7. Option 7-Additional N-Well with a Subcollector:
This option requires 2 additional masks, and 9 additional process steps. The
minimum collector resistance is on the order of 260 ohms,(see Table 4.1). Ij is
approximately 7.68 mA,(see Table 4.2)
These results are summarized in Table 4.3.
8. Option 8-Additional N-Well with a Subcollector and Deep N+ Plug:
This option requires 3 additional masks and, 10 additional process steps. Rc is
approximately 172 ohms,(see Table 4.1). Ij is on the order of 7.68 mA,(see Table
4.2)
All of the above results are summarized in Table 4.3.
9. Option Chosen for Further Evaluation:
It is evident from the results shown in Table 4.3, that regardless of the N-Well
chosen, a subcollector is necessary in order to meet the collector resistance
target. In addition, the collector resistance and knee current requirements
should be realizable by the use of a subcollector, DN+, and the existing N-Well.
Based upon these results, and the extra process steps required for the
additional N-Well, a decision was made to investigate option 5 and 6 first, and
pursue options 7 and 8 only if there were conflicts between optimum
conditions to satisfy the NPN and PMOS requirements, or if compliance with
all NPN parameter targets could not be met.
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TABLE 4.1 - COLLECTOR RESISTANCE CALCULATIONS
Option Rc
(ohms)
rcl
(ohms)
rc2
(ohms)
rc3
(ohms)
pi ps2
(ohm-cm) (ohm-cm)
p3
(ohm-cm)
Tl
(um)
T3
(um)
1 3803 780 2550 473 2 3400 2 4.1 4.1
2 3348 780 2550 19 2 3400 .08 4.1 4.1
5 628 382 15 231 2 20 2 2 2
6 406 382 15 9 2 20 .08 2 2
3 952 312 450 190 .8 600 .8 4.1 4.1
4 770 312 450 8 .8 600 .08 4.1 4.1
7 260 153 15 92 .8 20 .8 2 2
8 172 153 15 4 .8 20 .08 2 2
Noiej. For all options, Wl=8um, Ll=6um, al=2.025, bl=2.37, W2=28um, L2=21um,
W3=15um, L3=6um, a3=1.54, b3=2.37
TABLE 4.2- Ii CALCULATIONS
Option il
(mA)
NDmin
(atoms/cm-3)
1 3.84 5 x 1015
2 3.84 5 x 1015
3 7.68 1 x 101 6
4 7.68 1 x 10l 6
5 4.61 6 x 1015
6 4.61 6 x 1015
7 7.68 1 x 101 6
8 7.68 1 x 1016
Note: For all options Ae=4.8 x 10-7 cm^, vi=l x 107 cm/sec
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TABLE 4.3 -C0L1..ECTOR INTEGRATION OPTIONS SUMMARY
Option Re h Extra
Masks
Extra
Steps
Comments
1
Existing N-Well
3803 3.84 0 0 Can meet BV needs. Should meet
IK needs. Rc too high.
2
Existing N-Well
and DN+
3348 3.84 1 1 Can meet BV needs. Should meet
Ik needs. Rc too high.
3
Added N-Well
952 7.68 1 3 Can meet BV & Ij,^ needs. Rc too
high.
4
Added N-Well
and DN+
770 7.68 2 4 Can meet BV & 1^ needs. Rc too
high.
5
Existing N-Well
and SC
628 4.61 1 6 Can meet BV & 1^ needs. May not
meet Rc needs.
6
Existing N-Well
SC and DN+
406 4.61 2 7 Should meet all needs.
7
Added N-Well
and SC
260 7.68 2 9 Should meet all needs.
8
Added N-Well,
SC and DN+
172 7.68 3 10 Should meet all needs.
B. EMITTER INTEGRATION OPTIONS:
Given the previously stated restrictions, 3 options were identified for emitter
formation. These are listed below and depicted in Figure 4.4.
1. Use N+ S/D implant as emitter
2. Use additional emitter mask; either open or not for N+ S/D implant
3. Use Polysilicon Emitter
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P-substrate
N-Well Pattern & Implant
N-Well Drive
Nitride Deposition
Acitve Area Pattern & Etch
|P-field Pattern & Implant
Anneal & Field Oxidation
Nitride Etch & Kooi Oxidation
Anti-Punchthrough Pattern & Implant
Gate Oxidation
Threshold Adjust Implant
Gate Restore Anneal
iPolysilicon Emitter Process (Option 3)
Poly Deposition,Dope.Pattern & Etch
lAdditional Emitter Mask and Implant
| = CMOS baseline process
| = Additional NPN steps
(Option 2)
N+ Source/Drain (Also Emitter Implant - Option 1)
LTO Deposition
P+ Source/Drain
BPSG Deposition
Final Anneal & BPSG Reflow
Double Level Metal to End of Process
Figure 4.4 - Emitter integration option process flow
1. Option 1- N+ S/D as Emitter:
This option requires no additional masks or process steps. Due to the high dose
used for the N+ S/D, it may pose severe limitations on base design in order to
prevent tunneling in the emitter-base junction, and keep BVEBO greater than
5V.41
The final anneal in the 2um CMOS process is 950C for 45 minutes in a nitrogen
ambient. This may not be sufficient for complete
elimination of the implant
damage in the tail of the arsenic N+ S/D
implant.48 This damage could reside
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in the emitter-base space charge region, thus producing low current hF E
degradation.48 Rapid thermal anneal, (RTA), processing has been shown to
completely eliminate this implant damage.48 An RTA step may be necessary to
provide the low current hFE performance specified. However, an added RTA
step may not be compatible with the process modularity constraint.
All of the above results are summarized in Table 4.4.
2. Option 2- Additional Emitter Mask & Implant:
An additional emitter mask and implant could be employed if option 1 could not
meet device requirements due to the problems mentioned above. This option
requires 1 additional mask and 3 additional process steps; an implant, a
photoresist strip, and a clean. It is easily implemented with existing
operations and equipment, and provides a modular process.
All of the above results are summarized in Table 4.4.
3. Option 3-Polysilicon Emitter:
A polysilicon emitter could be used if NPN performance requirements are not
realizable with an implanted emitter.49 Due to lack of experience with
polysilicon emitters, this option could require considerable development effort
and time. It requires at least one additional mask and may not be compatible
with maintaining process modularity. These results are summarized in Table
4.4.
TABLE 4.4 EMITTER INTEGRATION OPTIONS SUMMARY
Option Extra
Masks
Extra
Steps
Comments
1
N+ S/D
0 0 Possible low current hFE degradation and tunneling
problems.
2
Added
Implant
1 3 Easily implementable to overcome problems with
option 1.
3
Poly Emitter
>1 >4 \Io experience with poly emitters. May not be
compatible with modularity requirement.
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4, Option Chosen for Further Evaluation:
Based upon the complexity, lack of experience, development effort required,
and significant deviation from the CMOS baseline process of option 3, the
prevalent use of option 1 for similar processes reported in the literature,1 2
and subsequent lack of anticipated problems in meeting device requirements
with option 1, option 1 was chosen for initial process and device design work.
Option 2 was chosen as the alternative approach if problems were encountered
in using option 1. Due to the lack of available tools that could accurately model
RTA processes, it was decided to investigate the effect of RTA processing
empirically.
C. BASE INTEGRATION OPTIONS:
Given the previously stated restrictions, 5 options were identified for
incorporation of the base of the NPN. These are listed below and depicted in
Figure 4.5. Process simulations for each option were completed using implant
doses and energies that would supply a peak active base doping concentration
of lxlO1** Cm"3 at a junction depth close to that of the N+ S/D. The
corresponding doping profiles for each option are shown in Figure 4.6. In all
instances the P+ S/D will be used as an extrinsic base.
1. Implant intrinsic base,(IB), prior field oxidation
2. Implant IB after Kooi oxidation, and prior to gate oxidation
3. Implant IB after gate oxidation, and prior to gate restore anneal
4. Implant IB after gate restore anneal, and prior to poly deposition.
5. Implant IB after poly deposition
3 1
P-substrate
N-Well Pattern & Implant
N-Well Drive
|]= Baseline CMOS Process
1 = Additional Steps for NPN
:
P-fjela7jntrins ic Base Parte rn & Implant (Option 1;
Nitride Deposition
Acitve Area Pattern & Etch
P-field Pattern & Implant
Anneal & Field Oxidation
Nitride Etch & Kooi Oxidation
[Intrinsic Base Pattern & Implant (Option 2)
Anti-Punchth rough Pattern & Implant
Gate Oxidation
[Threshold Adjust Implant
I (ntrinsic Base Pattern & Implant
Gate Restore Anneal
Intrinsic Base Pattern & Implant
(Option 3)
(Option 4)
Poly Deposition,Dope,Pattern & Etch
N+ Source/Drain
LTO Deposition
Intrinsic Base Pattern & Implant (Option 5)
P+ Source/Drain
BPSG Deposition
Final Anneal & BPSG Reflow
Double Level Metal to End of Process
Figure 4.5 - Base integration options process flow diagram
32
Base Doping Profiles
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Figure 4.6 - Possible intrinsic base doping profiles
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1. Optionl-dmplant IB prior to field oxidation):
Option 1 was chosen primarily to investigate the feasibility of using the P-field
threshold implant as an intrinsic base. The first thermal step following this
implant is a nitrogen anneal, consistent with the requirement of complete
damage elimination in higher dose boron implants.^u It is necessary to move
the P-field implant prior to nitride deposition in order to place it in the active
area of the NPN. This should have no effect on the resulting CMOS device
parameters. The possibility of altering the P-field threshold dose exists, but
this may affect the junction capacitance of the NMOS device since the N+
source and drain are in contact with the P-field region. The junction
capacitance is given by,^ 1
EsiA
J Xj
(4.1)
where, xd is the N+ S/D depletion region width and is calculated by substituting
the appropriate doping levels and applied biases in Equation 2.14. An increase
in junction capacitance would violate the process modularity constraint.
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With this approach, field oxide or polysilicon can be used to provide self
alignment of the emitter and extrinsic base. This option would require no
additional masks or process steps. All of the above results are summarized in
Table 4.5.
2. Option 2-Implant IB prior to gate oxidation:
This option requires 1 additional mask, and 3 additional process steps; an
implant, a photoresist strip, and a clean. One potential problem with this
option is that the thermal step immediately following the intrinsic base
implant would be an oxidation. It may be necessary to insert a short nitrogen
anneal step in order to completely eliminate all implant damage in the
intrinsic base region.5 u An additional anneal is not desirable for maintaining
process modularity. Polysilicon can be used to provide self alignment of the
emitter and extrinsic base. All of the above results are summarized in Table
4.5.
3. Option 3-Implant IB prior to gate restore anneal:
This option requires 1 additional mask and 3 additional process steps; an
implant, a photoresist strip and a clean. The first thermal step after the
implant is a nitrogen anneal, and polysilicon can be used to provide self
alignment of the emitter and the extrinsic base. A possible problem exists with
exposure of the gate oxide to a photoresist pattern, an implant and a
photoresist strip. This may introduce contamination, and degrade the
reliablity of the gate oxide, and subsequently that of the CMOS
devices.52 All of
the above results are summarized in Table 4.5.
4. Option 4-Implant IB prior to poly deposition:
Option 4 is identical to option 3 except that it is done after the gate restore
anneal, so there may be an even greater potential for degradation of gate oxide
quality. There are no more thermal oxidations after this point in the process,
so the polysilicon doping and the final anneal serve as the intrinsic base
anneal for this option. All of the above results are summarized in Table 4.5.
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5. Option 5-Implant intrinsic base after poly deposition;
This option also requires 1 additional mask and 3 additional process steps.
Polysilicon cannot be used to provide self alignment of the emitter and
extrinsic base. The implant can be inserted either prior to or after the N+ S/D
implant. All of the above results are summarized in Table 4.5.
TABLE 4.5 INTRINSIC BASE INTEGRATION OPTIONS SUMMARY
Option Extra
Masks
Extra
Steps
Comments
1
P-Field
0-1 0-3 Base anneal built in. Will have to move P-field
implant prior to nitride deposition. Change of P-
field implant may be possible. Extra mask & implant
could also be used.
2
After Kooi
ox.
1 3-4 Base anneal step may need to be added. This may be
incompatible with modularity requirement.
3
After gate
ox., before
gate anneal
1 3 Base anneal built in. May degrade gate oxide with
pattern and implant. Gate restore anneal may repair
any gate damage.
4
After gate
anneal
1 3 Base anneal built in. May degrade gate oxide with
pattern and implant.
5
After Poly
1 3 Base anneal built in. Polysilicon not available for
self alignment of extrinsic base and emitter.
6. Options Chosen for Further Evaluation:
All options were chosen for more detailed investigation.
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V. TEST CHIP DESIGN:
A test chip was designed in order to complete fabrication experiments and
characterize process results. The design rules for the NPN were derived from
the assumptions used in determining the 2um CMOS rules. In some instances
variations of specific rules were included in test structures to investigate
their effects on performance and reliability. A list of structures designed , as
well as the purpose of each is given in Table 5.1. The test chip dimensions are
5805um by 5030um. The mask set was obtained for a lx exposure tool, and
consisted of 15 levels, 3 additional for the NPN. A picture of the test chip is
shown in Figure 5.1.
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Figure 2.12 - Photograph of completed 2um BiCMOS test chip.
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26rn-230rn
26rnil,2
26rnwl,2,3
TABLE 5.1 - TEST CHIP STRUCTURES
Structure
Name
Standard layout NPN round emitter size series. Emitter diameters
of 6,10,12,17,20,24,30,38 microns; for evaluation of NPN
parameters obtained, and onset of emitter crowding. All have
subcollector and DN+. Subcollector coincident with N-Well.
6um round emitter, standard layout NPN, with subcollector inset
to N-Well; for evaluation of subcollector layout latitude.
Description/Purpose
6um round emitter, standard layout NPN, with varied N-Well to
active area spacings; for evaluation of N-Well layout latitude.
26rnwfl,2,3 Same structures as 26rnw's, except field oxide used to provide self
alignment of base and collector.
26sn,212sn,
224sn
Standard layout square emitter NPN's, with emitter widths of 6,12
and 24 um; for evaluation of square emitter devices.
26rnx,212rnx Same as 26rn & 212rn, except DN+ omitted
26rnpf 1,2 Same as 26rn except Nwell to P-field spacing is reduced to 4um &
Oum; for evaluation of Nwell to P-field layout latitude.
26rnel-6 Same as 26rn, except variations on extrinsic base layout rules; for
evaluation of extrinsic base layout latitude.
26rnsapl-4 Same as 26rn, except polysilicon used in transistor for self
alignment of emitter and extrinsic base, and as an intrinsic base
field plate.
26rnp Poly emitter NPN,(via mask used for emitter area).
npwrlx,2x,4x Interdigitated power npn devices
npwrlxb-4xb Same as npwr's above, except emitter ballast resistors built in.
Ipnp 1-6 Lateral PNP structures; for evaluation of parasitic lateral pnp
characteristics as a function of layout rules.
vpnpl -6 Vertical PNP structures; for evaluation of parasitic vertical pnp
characteristics as a function of layout rules.
GDl-8,GDlF-8F|Gated diodes for all diodes possible, F structures have field oxide
"fingers" in the diode; for evaluation of dark current
characteristics of all diodes and field oxide region.
R1-R5 Structures for evaluation of sheet resistance and contact
resistance of all regions including pinch resistors.
CMOS T1-T15 2um CMOS standard test structure set; includes L-series, W-series,
and latch-up test structures.
BiPMOS's Same as standard PMOS test structures, except subcollector mask
included.
BiLUT's Standard latch-up test structures except subcollector included.
Also latch-up structures using DN+, and NPN latch-up
structures. 5 3
Capacitors For CV and CT testing of gate oxide
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VI. PROCESS/DEVICE DESIGN AND MODELLING:
In this section, the process integration options chosen are evaluated further
for compliance with the criteria previously described. All process simulations
were done using SUPREM-3. NPN transistor simulations were done using
SEDAN-254 and BIPOLE.55 CMOS device simulations were carried out using
SUPREM-3.
A. TRANSISTOR DESIGN FOR BREAKDOWN VOLTAGE:
Breakdown voltage requirements were used to provide boundary conditions
for the intrinsic base and collector design.
1. BVCBO:
The curvature limited collector to base breakdown voltage is determined
primarily by the doping concentration of the N-Well and the junction depth of
the intrinsic and extrinsic base. 3 7 With use of the existing N-Well as the
collector, the N-Well doping profile is fixed. The present P+ to N-Well
breakdown voltage is 33V. Hence, the 15V BVCBO target provides the limits for
the intrinsic base design. The intrinsic base must be designed such that the
critical field for avalanche breakdown is not exceeded at 15V. The 2um CMOS
P+ S/D junction depth is 0.56um. Using Figure 2.11, and assuming an effective
background N-Well concentration of 4xl015 cm "3, the effective junction depth
of the P+ S/D is lum. Given the same conditions, the minimum effective
junction depth required to maintain a BVCBO greater than 15V, is on the order
of 0.3um. Consequently, the minimum radius of curvature for the intrinsic
base junction should be greater than or equal to 0.3 times that for the P+ S/D
junction. If this limit imposes a constraint on realizing desired device targets,
the P+ S/D could be used as an extrinsic base guardring, at the expense of
increased device size and collector to base junction capacitance. This would
reduce ij.
2. BVCEO:
This breakdown will be due either to the onset of avalanche breakdown of the
planar base-collector diode, or punch-through of the base.40
38
a.) Avalanche Limited Breakdown:
Avalanche limited breakdown will be given by the relationship in Equation
2.27. To determine the minimum BVCBOpl, insert the minimum BVCEO and the
maximum hpg in Equation 2.27. Assuming n=4, and a maximum hFE of 200, the
minimum allowable BVCBOpl is 56.5 volts.. For maximum hFE of 150, the
minimum BVCBOp] is 52.5 volts. Using Figure 2.11, this results in a maximum
allowable collector doping concentration at the base-collector junction of
approximately 1.3xl01(> cm~3. This will place constraints on epi thickness and
subcollector up-diffusion.
b. Punch-Through Limited Breakdown:
Base integration option 1 was chosen to investigate the limits on epi thickness
imposed by punch-through BVCEO. Base implant dose and energy parameters
were chosen to provide a peak active base doping concentration of lxl018cm~3
near the N+ S/D junction depth. Subcollector implant parameters were
chosen to provide a subcollector sheet resistance of 20 ohms per square.
SEDAN-2 was used to look at the 1-dimensional potential curves for BVCEO. An
epi thickness of 7.5um was modelled . In Figure 6.1 it is seen that for this
condition the thickness of the lightly doped collector region is approximately
1.8 um, and punch-through has not occurred at 15V. A minimum allowable epi
thickness of 5.5um was chosen as a bound for subsequent device simulations
and experiments.
3. BVEBO:
The BVEBO requirement will impose limits on the intrinsic base doping profile.
With the heavily doped arsenic N+ S/D as an emitter, care must be taken in the
base design to avoid tunneling at the base-emitter
junction.41 Due to the
sensitivity of BVEBO characteristics to specific details of the intrinsic base
doping profile, it was decided to evaluate BVEBO compliance via
measurment.41
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Figure 6.1 - 1 -dimensional potential versus depth plot for the BVCEO of the NPN transistor
shown inset.
B. PMOS REQUIREMENTS:
As dicussed previously, the integration of a subollector must not affect the DC
or AC characteristics of the baseline PMOS device. In order to comply with this
constraint, the N-Well doping level cannot be altered by the subcollector up-
diffusion. The P+ S/D junction depth is 0.56um. Using equation 2.14, and
assuming the N-Well doping concentration in this region is 7xl015 cm"^ the
drain depletion width at 5 volts bias is on the order of lum. SUPREM-3 process
simulations were run to determine the epi thickness where the N-Well doping
level at a depth of 1.56um began to change as a result of the subcollector. The
change in N-Well doping at this depth as a function of epi thickness is shown
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in Figure 6.2. In order to remain compatible with the PMOS requirements the
mimimum epi thickness must be greater than 6.5um.
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Figure 6.2 - Effect of Epi thickness on N-Well doping profile.
C. INITIAL DEVICE FABRICATION AND MODEL CALIBRATION:
Base integration option 2 was chosen for an initial fabrication experiment to
verify agreement between simulated and measured results. NPN device
simulations were carried out with the BIPOLE input parameter set used for the
4um BiCMOS process. A set of process conditions providing an hFE of 100 were
determined. This set of conditions was fabricated using the mask set developed.
The simulated and measured results are shown in Table 6.1. Device parameter
measurement methods used for all results in this work are shown in Appendix
1. There was reasonable agreement between predicted and actual results
except for hFE. The measured hFE was 588, whereas the predicted value was
130.
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TABLE 6.1 - INITIAL NPN MODEL VERIFICATION RESULTS
Base
Implant
Dose
h
Simulated
FE
Measured
Early
Simulated
Voltage
Measured
R
Simulated
c
Measured
4E12
cm-3
130 588 9.93V 9.3V 200 ohms 160 ohms
6E12
cm-3
100 270 31V 32V 238 ohms 225 ohms
Note: Base integration 2; Implant energy was 150KeV; Epi thickness was 7.5um
In an effort to find the source of this discrepancy, reverse bias characteristics
of the emitter-base diode were examined. The resulting I-V curve is shown in
Figure 6.3. The same curve for the 4um BiCMOS process is included for
comparison. Assuming that the leakage current is comprised mainly of
generation current, Equation 2.11, and 6.1 can be used to calculate the lifetime
in the depletion region.2 ^
tn =
qn;WA
21
(6.1)
GEN
Emitter-Base Diode Reverse Bias IV Curve
(2um BiCMOS Process)
'
^x. *
'
Area=7.72E-5 cm2
IB@-1V = 2pA
Avg. N+ cone. = 1 E20 cm-3
Avg. Pconc. =8E16cm-3
\
VBE(V) .05/div.
IB(pA)
.2/div
Figure 6.3a - 2um BiCMOS emitter-base diode leakage current
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Emitter-Base Diode Reverse Bias IV Curve
(4um BiCMOS Process)
Area= 3.86E-4 cm2
IB@-1V = 10pA
Avg. N+ cone. = 3E1 9 cm-3
Avg. P cone. = 4E1 7 cm-3
10
IB(pA)
1/div
Figure 6.3b - 4um BiCMOS emitter-base diode leakage current
Using the values shown in Figure 6.4, xq obtained for the 2um BiCMOS process
is 2.9 microseconds, compared to 29 nanoseconds for the 4um BiCMOS process.
Assuming that the minority carrier lifetime in the neutral emitter, tp, is on
the order of tq in both cases,5
^ the hFE discrepancy would be expected due to
the dependence of emitter efficiency on ip as indicated in Equation 2.8.1. The
lower lifetime value for the 4um BiCMOS process can be attributed to the use of
the P+ S/D as an active base.
Based upon this result, the BIPOLE input parameters for emitter lifetimes were
changed and the same conditions were resimulated. The results are shown in
Table 6.2. Good agreement was obtained between simulated and measured
values.
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TABLE 6.2- REVISED NPNMODEL VERIFICATION RESULTS
(New Emitter Lifetime BIPOLE Parameters)
Base
Implant
Dose
h
Simulated
FE
Measured
Early
Simulated
Voltage
Measured
Collector
Simulated
Resistance
Measured
4E12
cm-3
530 588 9.93V 9.3V 200 ohms 160 ohms
6E12
cm-3
225 270 31V 32V 238 ohms 225 ohms
Note; Base integration 2; Implant energy was 150KeV; Epi thickness was 7.5um
With an updated set of BIPOLE input parameters, base integration options 3 and
4 were chosen for a second set of fabrication experiments to demonstrate
validity of simulation results over a wider range of conditions. The predicted
and measured results of these experiments are shown in Table 6.3. Good
agreement between modelled and measured results was maintained.
TABLE 6.3 - FINAL NPN MODEL VERIFICATION RESULTS
Type
Base
E Q
h
Sim.
FE
Meas. Sim.
(V)
Meas.
IK
Sim.
(mA)
Meas.
Rc
Sim.
(ohms)
Meas.
fT
Sim.
(GHz)
Meas.
2 150 4E12 530 588 9.9 9.3 2.0 2.0 200 160 4.0 -
2 150 6E12 225 270 31 32 2.0 2.1 238 225 3.1 -
2 150 1E13 107 120 80 82 2.5 2.5 227 210 2.2 -
2 150 2E13 50 49 160 182 3.2 3.2 194 200 1.4 -
3 90 2E13 75 70 110 115 3.8 3.8 226 230 2.6
4 90 2E13 112 121 68 71 3.7 3.8 232 241 3.1 -
Note: Epi thickness was 7.5um
With device simulator accuracy demonstrated, base integration option 1 was
modelled. The conditions examined, and device parameters obtained, are shown
in Table 6.4. It is evident that this option cannot provide all of the NPN
requirements, since VA obtained for a 3 GHz device would be less than 50 volts.
This option was eliminated as a viable approach for base integration.
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TABLE 6.4 - BASE OPTION 1 SIMULATION
P-Field Implant
Dose
hFE vA(V) Rc
(ohms)
IK(mA) fT(GHz)
Standard - 2E13 202 30 197 3.27 3.2
4E13 80 95 188 4.12 2.0
Note: Energy = 60 KeV
C. PROCESS OPTIMIZATION PROCEDURE:
With device model calibration achieved, a series of statistically designed device
simulation experiments57 were generated to evaluate realizable NPN
performance, and process latitude for the chosen integration options. With
this approach, the results of the designed experiments are used to generate
regression models.57 >5 These regression models can then be used to
determine the optimum performance, and process latitude provided by each
option, with much less time and effort than that required by using process and
device simulators.5^ This is typically referred to as Response Surface
Methodology.57'5 ^
1. Experiment Design and Evaluation:
a. Initial Design:
A 3 factor, 2 level, central composite design was chosen.57 The input variables
included were those process parameters that were not fixed by the integration
options chosen. These variables were intrinsic base implant energy, dose, and
location in the process sequence, and epitaxial layer thickness. The output
responses modelled were hFE, VA, f-p, I^, and Rc.
Next, values for input variable levels for each base integration option were
determined. These values were generated from the considerations presented
in section 6A, and by examination of the intrinsic base profiles, and hFE's
produced. The highest, (+a), level for base implant energy was determined by
the maximum implant energy that would still provide a monotonically
decreasing active base doping profile. The lowest, (-a), level for intrinsic base
implant energy was determined by finding the minimum implant energy that
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would produce an hFE of 50, with a doping profile that should be consistent
with prevention of tunnelling in the emitter-base diode. The +a level for
intrinsic base implant dose, was determined by finding the maximum dose for
the -a implant energy level, that provided an hFE of 50. The -a dose level, was
generated by determining the dose required to produce an hFE of 200 for the
+ a implant energy level. The resulting experimental design matrix is shown
in Figure 6.4 for intrinsic base option 2.
Factor
(Input Variable) - a
LEVEL
0 + + a
Epi Thickness (um) 5.5 5.9 6.5 7.1 7.5
Base Implant Energy
(KeV)
40 65 95 127 150
Base Implant Dose 8E12 2.4E13 4.9E13 7.3E13 9E13
Figure 6.4a: - Original 3 factor, 2 level Central Composite designed experiment for base option 2.
Condition
#
Epi
Thickness
Level
Base Energy
Level
Base Dose
Level
1 - - -
2 + - -
3 - + -
4 + + -
5 - - +
6 + - +
7 - + +
8 + + +
9 -a 0 0
10 +a 0 0
11 0 -a 0
12 0 +a 0
13 0 0 -a
14 0 0 +0:
15 0 0 0
Figure 6.4b - Experimental design matrix for a 3 factor, 2 level Central Composite experiment.
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b. Initial Designed Experiment Evaluation:
Each condition in this matrix was simulated using SUPREM-3 and BIPOLE. The
resulting NPN parameters are shown in Table 6.5. This information was then
processed using DESRA5^, a design of experiments software package used to fit
and analyze regression models. The regression models generated are shown in
Figure 6.5. This model was then used to predict NPN performance for a new set
of process conditions that were within the design space, but not near one of
the designed experiment points. These results were then compared to those
provided by the process and device simulation tools. This comparison is shown
in Table 6.6. There was poor correlation of the 2 sets of simulation results. It
was considered that the parameter space covered by the experiment was too
large.
TABLE 6.5 - DESIGNED EXPERIMENT RESULTS
(Base Option 2; Original Design)
Experiment Tepi
(um)
BIE
(KeV)
BID Beta VA
(V)
fTmax
1GHz)
fTl
(GHz)
1 5.9 65 2.4 281 11 6.5 4.5
2 7.1 65 2.4 247 26 4.3 3.8
3 5.9 127 2.4 53.4 94 2.0 .98
4 7.1 127 2.4 51.5 148 1.7 .97
5 5.9 65 7.3 51.2 95 2.5 1.1
6 7.1 65 7.3 50.5 151 2.1 1.0
7 5.9 127 7.3 16.4 294 .85 .32
8 7.1 127 7.3 16.1 539 .78 .32
9 5.5 95 4.9 40.4 97 2.0 .83
10 7.5 95 4.9 38.5 233 1.5 .81
11 6.5 40 4.9 425 9.4 6.3 5.5
12 6.5 150 4.9 19.4 343 .83 .4
13 6.5 95 .8 627 6.7 6.4 6.1
14 6.5 95 9 20 348 1.1 .4
15 6.5 95 4.9 39.2 181 1.7 .8
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REGRESSIONMODEL
BASE OPTION 2 - ORIGINAL DESIGN
Scaled Parameter
Coefficients for Each Output Response
hFE VA(V) fTm(GHz) fTl(GHz) IK(mA)
INTERCEPT 52.67 180.97 1.79 .89 -
TEPI -4.94 73.20 -.48 -.098 -
TEPI2 -73.61 -17.78 -.27 -.49 -
BIE -2.77 3.12 -.044 -.038 -
BEETEPI .215 1.53 .015 .005 -
BIE2
.039 -.002 .0005 .0005
-
BID -45.12 41.00 -.517 -.513 -
BID TEPI 2.99 19.77 .175 .06 -
BIDBIE .60 .62 .0067 .008 -
BID2 12.37 -.32 .101 .114 i
Note: R2 values, (Correlation coefficient squared), ranged from 0.93 to 0.95.
All Regression models are of the form:
Output Response = (INTERCEPT) + CI (TEPI) + C2(TEPI2) + C3(BIE) + C4(BIE.TEPI)
+ C5(BIE2) + C6(BID) + C7(TEPI x BIE) + C8(BIE x BID) +
C9(BID2)
where;
TEPI = Epi Thickness
BIE = Base Implant Energy
BID = Base Implant Dose
CI through C9 are coefficients, and all scaled parameters except for INTERCEPT
are given by,
Scaled parameter = (Parameter - Nominal Level of that Parameter)
(e.g., TEPI scaled = Epi Thickness - 6.5)
Figure 6.5 - Original design regression model
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TABLE 6.6
COMPARISON OF REGRESSIONMODEL AND DEVICE SIMULATOR
(Base Option 2 - Original Design)
Base
Energy
Base
Dose
h
DESRA
FE
BIPOLE
VA(V)
DESRA BIPOLE
fT(GHz)
DESRA BIPOLE
150 KeV 6E12 31.3 225 65.2 32 1.81 3.1
150 KeV 1E13 -22.7 107 104.3 75 1.35 2.2
150 KeV 2E13 -115.95 49 204.7 180 .47 1.45
c. Experiment Design Improvement:
In an effort to test the large design space hypothesis, the original experiment
was divided into 3 separate experiments, as shown in Figure 6.6. The
procedure described above was then completed for each experiment. The
simulation results, and subsequent regression models are shown in Appendix
2. A comparison of DESRA predicitions to those obtained from SUPREM-3 and
BIPOLE models are shown in Table 6.7. A significant improvement in the
correlation of model results was obtained.
Base option 2-Desif;n A
Factor
(Input Variable) - a
LEVEL
0 + + a
Epi Thickness (um) 5.5 5.9 6.5 7.1 7.5
Base Implant Energy HOKeV 118KeV 130KeV 142KeV 150KeV
Base Implant Dose 8E12 1.25E13 1.9E13 2.55E13 3E13
Base option 2-Design B
Factor
(Input Variable) - a .
LEVEL
0 + + a
Epi Thickness (um) 5.5 5.9 6.5 7.1 7.5
Base Implant Energy 70KeV 78KeV 90KeV 102KeV HOKeV
Base Implant Dose 2E13 2.8E13 4E13 5.2E13 6E13
Base option 2-Design C
Factor
(Input Variable) - a _
LEVEL
0 + + a
Epi Thickness (um) 5.5 5.9 6.5 7.1 7.5
Base Implant Energy 40KeV 46Kev 55KeV 65KeV 70KeV
Base Implant Dose 3E13 4.2E13 6E13 7.8E13 9E13
Figure 6.6 - New Central Composite Design experiments for base option 2. This is the original
experiment divided into 3 separate experiments.
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TABLE 6.7
COMPARISON OFREVISED REGRESSIONMODEL
AND DEVICE SIMULATOR
Base
Energy
Base
Dose
h
DESRA
FE
BIPOLE
VA(V)
DESRA BIPOLE
fTmax
DESRA
(GHz)
BIPOLE
150
KeV
6E12 160 225 37 32 3.5 3.1
150
KeV
1E13 109 107 80 75 2.2 2.2
150
KeV
2E13 35 49 190 180 1.38 1 .45
d. Designed Experiment Completion:
Designed experiments with similar parameter spaces were generated for the
remaining base integration options. Selected experiments and results are
shown in Appendix B. The comparison of regression model BIPOLE results are
presented in Table 6.8. Once again good agreement was obtained between the
regression model predictions and the process and device simulation outputs.
The accuracy provided by the regression models was deemed sufficient for use
as a predictive tool.
TABLE 6.8
COMPARISON OF REGRESSION MODELS AND DEVICE SIMULATOR
Base
Option
TEPI
(um)
Base
Energy
(KeV)
Base
Dose
hFE
desra|bipole
vA
DESRA
(V)
BIPOLE
fTmax
DESRA
(GHz)
BIPOLE
2 7.0 1 10 1.6E13 1 11 118 64 60 2.9 2.8
2 7.5 80 2E13 150 170 26 38 3.4 3.3
2 7.5 80 3E13 103 100 73 83 2.7 2.6
3 6.5 78 2E13 140 120 58 53 4.2 4.1
3 6.5 75 2.9E13 81 81 120 110 3.5 3.5
4 6.0 62 3.8E13 117 110 49 52 4.7 4.5
5 6.4 60 6E13 116 120 53 58 4.0 3.85
50
2. Optimization Procedure:
a. Performance Optimization:
With an accurate regression model generated for each output response and
base integration option, these equations were used to determine the optimum
performance attainable by each option. This was accomplished via the output
response co-optimization routine provided by the DESRA software package.59
This routine determines the set of input variables that are required to realize a
specified set of output responses, or as close to that specified performance as
possible.
Target windows for hpE, VA and fj were incremented to provide increasing
performance until compliance with them could not be met. The input variable
range was restricted to that used in the designed experiment. The peak
performance conditions determined for design A of base option 2, and design A
of base option 3, are shown in Table 6.9.
TABLE 6.9 - OPTIMUM PERFORMANCE- Initial Test
Base
Option
Design Base
Implant
Energy
Base
Implant
Dose
Epi
Thickness
(um)
hFE vA
(V)
fTm
(GHz)
fxi '
(GHz)
2 A 111 KeV 1.6E13 6.4 118 52 3.2 2.1
3 A 78 KeV 2.0E13 6.2 143 51 4.5 2.6
2. Sensitivity Analysis:
The regression models can also be used to assess the sensitivity of output
responses to changes in the input variables.58 It is desirable for output
responses to remain relatively stable over the range of input variable values
that would result from normal, inherent process variation. The nominal
process conditions must be chosen so that compliance with device
specifications is maintained over the range of normal process variation
encountered. This is demonstrated in Figure 6.7. Regression models were used
to examine the sensitivity of hFE, VA and fT to changes in epi thickness. The
curves shown are for the conditions presented in Table 6.9. Assuming that epi
5 1
thickness is controlled to +/- 0.5um, it is evident from the curves shown that
desired NPN targets for VA cannot be maintained over the anticipated
thickness range.
1 ou
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Epi Thickness (um)
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Figure 6.7a - hFE versus epi thickness for conditions in Table 6.9.
Epi Thickness (um)
Figure 6.7b - VAversus epi thickness for the conditions shown in Table 6.9.
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Figure g,7c - fT versus epi thickness for the conditions shown in Table 6.9.
In order to determine optimum conditions that meet or exceed NPN
specifications for the anticipated process variation, the optimization
procedure must be repeated with the allowable input variable and output
response range restricted to reflect the constraints imposed by all of the NPN
and CMOS device requirements.58 These conditions are presented in the
results section.
VII. RESULTS AND DISCUSSION:
Fabrication experiments were designed to evaluate the issues raised for the
integration options chosen, verify process modularity, and demonstrate
realizable NPN performance. Based on the reasons developed, all NPN devices
were fabricated using the existing N-Well with an implanted subcollector for
the collector, and the N+ S/D as an emitter. Unless otherwise stated, all NPN
results are for devices fabricated with a DN+ plug. NPN parameter measurment
methods are described in Appendix A.
A. RTA EFFECTS:
The effect of an RTA step on emitter-base diodes was examined. A comparison
of reverse bias current for a standard anneal and that of an additional RTA
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step is shown in Table 7.1. The RTA was done at 1150C for 10 seconds. The
leakage current for the diodes processed with the RTA anneal is 2.5 times lower
than that for the standard diodes. This is consistent with work cited in the
literature, and is most likely due to elimination of damage in the tail of the
arsenic implant.5 1
TABLE 7.1
Emitter-Base Leakage Current
(RTA vs Standard Anneal)
Anneal
Standard
Standard
+ RTA
Average Leakage
Current
Standard Deviation
of Leakage Current
13.7 pA
5.4 pA
.82 pA
1.2 pA
Note: Measurments made at VBE= -1.0V
In Figure 7.1, NPN hFE vs IC curves for devices processed using an RTA step are
compared to those fabricated with the standard anneal. There is an
improvement in the low current hpg performance. The hFg does not begin to
roll off until IC=lna for the RTA devices, versus 15na for the standard devices.
HFE vs. Collector Current
300
MM!I'll'
Standard Anneal + RTA
i.
\
HFE
' \ J L_
30/div
i 1 i
1 \k _, \/ ^ Standard Anneal \
1/ vCE- *^v
0 / i \ M Y
1E-12 IC(A) decade/div.
1E-01
Figure 7.1 - hFE versus collector current for devices with a standard anneal, and with an additional
RTA.
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NMOS Log ID vs VG device characteristics are presented in figure 7.2.60 A shift
in the threshold voltage for the RTA processed devices was observed. The
cause of this has not been investigated since an RTA step is not required to
produce the low current hFE performance specified.
2um N-Channel Device; Log ID vs. VG
1E-03
ID(A)
decade
/div.
I I
Standard -
i i
. RTA .
\
i -VDS(V)=.25,5 -
|
^oianaara Anneal '
uu
i
VG(V) .2/div.
2.0
Figure 7.2 - Drain current versus gate voltage plot of NMOS devices processed with the standard
anneal and an additional RTA.
B. EFFECT OFDN+ ON THE NPN:
NPN device characteristics for devices without DN+ are compared to those with
DN+ in Figure 7.3. Devices without DN+ do not meet the collector resistance
specification.
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Minimum Geometry NPN; IC vs. VCE
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Figure 7.3 - IC versus VCE curves for NPN devices processed with DN+ and without DN+
C. PMOS CHARACTERISTICS VERSUS EPI THICKNESS:
PMOS device characteristics for devices processed with different epi
thicknesses are shown in Figure 7.4.60 It can be seen that there is significant
shift in threshold voltage for devices with 5.5um epi, but no appreciable
changes for an epi thickness of 6.5um. This is consistent with the simulation
results described in the collector integration options section.
P+ to N-Well breakdown voltages for each epi thickness are shown in Figure
7.5. Results indicate that there is no change for epi thickness down to 6.5um.
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2um P-Channel Device; ID vs. VG
(Devices with Subcollector & Epi Thickness as Shown)
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Figure 7.4 - Drain current versus Gate voltage characteristics for PMOS devices processed with
epi thicknesses of 5.5um, 6.5um and 7.5um. Subcollectorwas included in the PMOS layout. A
baseline process device is shown for comparison.
P+ S/D to N-Well Breakdown Voltage vs. Epi Thickness
-100.0
ID(uA)
10/div.
VD(V) 4/div.
40.0
Figure 7.5 - P+ S/D to N-Well breakdown measurments
57
P. BASE OPTION 2 RF.SITI TS-
1. Modularity Verification:
Characteristics of CMOS devices from wafers processed using this NPN module
are shown in Figure 7.6.62 Characteristics of the baseline 2um CMOS control
group are also shown. As evidenced by the congruence of the two sets of
curves, there is no change to the CMOS devices with implementation of this
process option, demonstrating that this option meets the process modularity
requirement.
2um N-Channel Device; ID vs. VDS
(VG Step (V)= 0,1,2,3,4)
3.5
ID(mA)
.35/div.
1I 1 11
-"-Base Kjp c
1 1 A
--%
BaseO &
p4-
Baseline
Ddbc VJ
i
a a
n in
tT
H3ase Op 5
5.00 VDS(V) .5/div.
Figure 7.6a - NMOS ID versus VDS curves for baseline device, and devices processed using base
integration options.
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Figure 7.6b - NMOS ID versus VG curves for baseline device and devices processed using base
integration options.
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Figure 7.6c - PMOS ID versus VDS curves for baseline device and devices processed using base
integration options.
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Figure 7.6d - PMOS ID versus VG curves for baseline device and devices processed using base
integration options.
2. Base Anneal Comparison:
NPN devices were completed using an additional nitrogen anneal immediately
following the intrinsic base implant. The anneal conditions were 900C for 30
minutes. hpg versus IC curves for various base implant doses are shown in
Figure 7.7. There is no improvement in hpg as a result of the extra anneal,
indicating that standard thermal history is sufficient for removal of base
implant damage.
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HFE vs. LogIC
(Base Option 2;150KeV 6E12)
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Figure 7,7a - hFE versus IC for NPN devices processed with base integration 2, with a baseline
anneal or an additional anneal.
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Figure 7.7b - hprf versus IC for NPN devices processed with base integration 2, with a baseline
anneal or an additional anneal.
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3. BVCEO versus Epi Thickness:
BVCEO versus epi thickness results are shown in Figure 7.8. hFE, and the
avalanche induced breakdown calculated from equation 2.27, is also shown for
each condition . It is evident that the BVCEO measured is due to punch-
through. Given anticipated epi thickness variations of +/- 0.5um, the nominal
epi thickness should be 7.0 um in order to meet the minimum BVCEO
requirements.
5 6 7
Epi Thickness (um)
Figure 7.8 - NPN BVCEO versus Epi Thickness; hFE for all devices was 70-75.
4. NPN Performance Obtained:
NPN device parameters realized by base option 2 are shown in Table 7.2. The
results in bold italics were generated using BIPOLE. The conditions simulated
were determined via the described optimzation procedure with all device
contraints included. It is evident that this base option cannot provide the
specified fT for epi thickness near 7.5um.
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TABLE 7.2 - NPN PARAMETER RESULTS
BASE OPTION 2
Base
Implant
Energy
Base
Implant
Dose
Tepi
(um)
Beta VA
(V)
Ik Rc fT
(mA)(ohms)(GHz)
BVCBO BVCEO
(V) (V)
BVEBO
(V)
150 4E12 7.5 588 15 2.0 220 4.0 53 13 22
150 6E12 7.5 270 32 2.1 220 3.1 54 14.5 16
150 1E13 7.5 120 75 2.5 230 2.2 47 17 12
150 2E13 7.5 50 180 3.2 200 1.5 47 20 9
110 1.5E13 6.5 106 55 3.7 110 3.3 48 14.5 io !
110 1.5E13 7.0 101 63 3.6 170 3.0 >48 >15 >5
110 1.5E13 7.5 100 65 3.5 198 2.7 >48 >15 >5
Note: The minimum collector current for maintenance of peak beta was
between 20nA and 50nA for all conditions cited.
E. BASE OPTION 3 and 4 RESULTS:
1. Modularity Verification:
CMOS device characteristics from wafers processed using these base
integration options are provided in Figure 7.6. There is no shift in the I-V
curves presented, consistent with process modularity constraints.
2. BVCEO versus Epi Thickness:
BVCEO versus epi thickness results are included in Figure 7.8. As discussed for
base option 2, the BVCEO is due to punch-through. The nominal epi thickness
to meet BVCEO requirements is 7.0 um.
3 Gate Oxide Integrity:
NMOS channel hot electron stress63-64, capacitance-voltage65,
capacitance-
time66, and gated
diode67 measurments were carried out to ascertain the
effects of intrinsic base patterning and implantation, on the gate oxide and
channel region of the CMOS devices. NMOS hot electron stress results are
displayed in figure 7.10. The transconductance shifts observed are similar to
63
that seen for the baseline process, indicating that the trap density in the gate
oxide was not altered.
1000 10000 100000
Time (seconds)
1000000
Figure 7.9 - NMOS transconductance shift versus channel hot electron stress time.
Capacitance-voltage and capacitance-time data is shown in figure 7.10. Both
high and low frequency CV, and CT curves are similar to those of the baseline
process. The CV results indicate that there was no appreciable change in fixed
oxide charge or interface states for devices processed using these base options.
The CT data indicates that the generation lifetimes for all devices are similar,
so heavy metal contamination did not occur.
N+ to substrate gated diodes were measured. These results are presented in
Figure 7.11. There is no difference in results when compared to those of the
baseline process, again indicating that no damage or contamination had been
introduced by the implementation of these base integration options.
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Figure 7.10a - 1MHZ CV measurments for poly-gate oxide capacitors for baseline, base option 3
and base option 4 processed devices.
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Figure 7.10b - 10KHZ CV measurments for poly-gate oxide capacitors for baseline, base option 3
and base option 4 processed devices.
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Figure 7,1 QC - CT measurments for poly-gate oxide capacitors for baseline, base option 3 and
base option 4 processed devices.
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Figure 7.11- Gated diode measurments for poly-gate oxide; baseline, base option 3 and base
option 4 processed devices.
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4. NPN Performance Obtained-
NPN device parameters realized by base options 3 and 4 are shown in Table 7.3.
The results in bold italics again were generated as described for base option 2.
Compliance with the specified device targets can be met.
TABLE 7.3 - NPN PARAMETERS
BASE OPTION 3 and 4
Base
Option
Base
Implant
Energy
Base
Implant
Dose
Tepi
(um)
Beta VA
(V)
Ik
(mA)
Rc fT
(ohm) (GHz)
BVCBO
(V)
BVCEO
(V)
BVEBO
(V)
3 90 1.5E13 7.5 121 68 3.8 210 3.1 47 18.5 9.1
3 90 2E13 7.5 70 115 3.9 240 2.6 45 : 18 7.6
3 80 2E13 6.5 112 62 3.9 91 3.9 >40 14-15 >5
3 80 2E13 7.0 110 65 3.6 140 3.5 >40 >15 >5
3 80 2E13 7.5 108 67 3.5 212 3.2 >40 >15 >5
4 1 90 1.5E13 7.5 124 63 3.7 221 3.1 46 19.2 8.9
4 80 2.5E13 6.5 101 59 3.9 92 4.1 >40 14-15 >5
4 80 2.5E13 7.0 100 62 3.6 139 3.6 >40 >15 >5
4 80 2.5E13 7.5 99 64 3.5 214 3.2 >40 >15 >5
Note: The minimum collector current for maintenance of peak beta was
between 20nA and 50nA for all conditions cited.
F. BASE OPTION 5 RESULTS:
1. Modularity Verification:
CMOS device characteristics from base option 3 wafers are provided in Figure
7.6. No change is evident as a result of this process option, demonstration
compliance with the process modualrity requirement.
2. BVCEO versus Epi Thickness:
BVCEO versus epi thickness results are included in figure 7.8. Breakdown is
due to punch-through as discussed previously. The nominal thickness dictated
by BVCEO constraints is 7.0 um.
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3. NPN Performance Obtained:
NPN device parameters realized by base option 5 are shown in Table 7.4. The
results in bold italics again were generated as described for base option 2. The
desired performance was demonstrated.
TABLE 7.4 - NPN PARAMETER RESULTS
BASE OPTION 5
j Base
Implant
Energy
Base
Implant
Dose
Tepi
(um)
Beta VA
(V)
Ik Rc fT
(mA)(ohms)(GHz)
BVCBO
(V)
BVCEO
(V)
BVEBO
(V)
80 2.6E13 6.5 101 59 3.9 98 4.1 >48 >15 >5
80 2.6E13 7.0 100 63 3.7 140 3.7 >48 >15 >5
80 2.6E13 7.5 100 64 3.6 213 3.3 >48 >15 >5
Note: The minimum collector current for maintenance of peak beta was
between 20nA and 50nA for all conditions cited.
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VIII. CONCLUSIONS-
A modular 2-micron BiCMOS process has been demonstrated. Specified NPN
performance was attained by insertion of a minimum number of additional
masks, 3, and process steps, 12, into an existing 2-micron CMOS process. The 3
additional masks required are for a subcollector, a DN+ plug, and an intrinsic
base.
Inclusion of a subcollector and DN+ plug are necessary to realize NPN
performance. All device parameter targets were achieved with use of the
existing Nwell. Epi thickness requirements for the NPN and PMOS devices are
compatible, thus an additonal N-Well is not required, and the subcollector can
be included in the PMOS device.
All NPN specifications are met with the N+ S/D as an emitter. An additonal RTA
step reduces leakage current in emitter-base diodes, and improves low current
hFE. This step is not necessary for compliance with the low current hF E
requirements specified.
All base options attempted provide process modularity. Each requires the same
number of additional masks, 1, and process steps, 3. An extra anneal is not
required for implementation of base option 2, implantation of the intrinsic
base after Kooi oxidation. Results indicate that base options 3, implantation
immediately after gate oxide growth, and base option 4, implantation of the
intrinsic base immediately after the gate restore anneal, do not cause
degradation of gate oxide or CMOS device reliability. Further circuit reliabiltiy
testing may be required to verify this due to the limited area covered by the
test structures evaluated.
Device simulation results were correlated with measured results, and a
regression model was generated using simulation results. Regression model
predicitions were then correlated to those of the physical device simulator.
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The regression model and device simulator were then used to determine
process conditions that would provide optimum performance. Base option 2
cannot meet the fj target over the range of normal epi thickness variations.
Base option 5, implantation of the intrinsic base after polysilicon patterning,
and base options 3 and 4 can provide the desired NPN performance.
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APPENDTY A;
The HP 4145 Semiconductor Parameter Analyzer set ups for measurements of
NPN characteristics are shown in Figures A.l through A.5. Unity gain
frequency measurments were done on the 4um BiCMOS process NPN's and
calibration of BIPOLE results were achieved. The network analyzer available
could not provide unity gain frequency measurments for devices that had fT
higher than 1GHz.
Figure A.1 - hFE measurment
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Figure A.2 - VA measurment
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Figure A.3 - lK measurment
IC
xxxxxx GRAPHICS PLOT xxxxxx
IB-2 150/1E13
( A) CURSOR
MARKER
.8328V ,
.6650V .
3
5
659mA
601UA
1
i
1E-02 /
1
,
/
/decade
/div /
A
i
//
/
/
t
i
/
/
1E-12
t
/
f
.00 DO 1.
VB .1500/div ( V)
500
6RAD 1/GRAD Xintercepl: Yintercept
LINE1 1.15E+00 B71E-03 2.95E+00 409E-06
LINE2 16.BE+00 59.BE-03 978E-03 39.9E-1B
Var-iaL-lcl:
Vb -U>2
Linear pwep
ittor-t .4000V
?tct 1.B000V
?t.p .ocrcv
Variables
VOH -Cn3
Start 10.000V
tso 10.00CV
?tsp .COOOV
r^rifftantn:
VB -Cfil .OOOOV
V? -Ch4 .oooov
77
Figure A.4 - Rc measurment
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Figure A.5 - BV measurments
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APPENDIX -B:
Selected designed experiments, results and regression models are provided
below. R2 values for all regression models were between 0.985 and 0.998.
TABLE B.l
BIPOLE RESULTS
BASE OPTION 2; DESIGNED EXPERIMEN
Exp
#
Design Tepi
(um)
BIE
(KeV)
BID
(E13)
Beta VA
(V)
fTmax
(GHz)
fTl
(GHz)
Ik
(mA)
1 A 5.9 118 1.25 138 31 3.76 2.4 3.7
2 A 7.1 118 1.25 130 53 3.04 2.24 2.9
3 A 5.9 142 1.25 95 54 2.8 1.68 3.5
4 A 7.1 142 1.25 90 85 2.24 1.52 3.4
5 A 5.9 118 2.55 56 94 2.16 1.12 3.9
6 A 7.1 118 2.55 54 151 1.84 1.04 3.8
7 A 5.9 142 2.55 42 120 1.6 0.784 3.4
8 A 7.1 142 2.55 41 204 1.36 0.768 2.5
9 A 5.5 130 1.9 69 51 2.64 1.36 3.8
10 A 7.5 130 1.9 65 141 1.76 1.12 2.8
11 A 6.5 110 1.9 89 71 2.8 1.68 3.3
12 A 6.5 150 1.9 52 140 1.68 0.88 3.2
13 A 6.5 130 .8 204 29 3.92 3.04 2.6
14 A 6.5 130 3 39 173 1.52 1.52 3.5
15 A 6.5 130 1.9 66 106 2.08 2.08 3.7
Note: fTl = fT at Vbe of .75V
TABLE B.2
REGRESSIONMODEL; BASE OPTION 2 - DESIGN A
Scaled Parameter
Con
hFE
stants for
Va(V)
Each Ou
fTm(GHz)
tput Resp<
fTl (GHz)
)nse
lK(mA)
INTERCEPT 67.06 106.12 2.11 1.18 3.60
TEPI -2.72 42.54 -.40 -.09 -.28
TEPI2 -3.86 -10.39 .07 .04 -.09
BIE -1.07 1.52 -.03 -.02 -.003
BIETEPI .07 .64 .006 .002 .01
BIE2 -.001 -.004 .0002 .0002 -.0004
BID -60.45 66.16 -.99 -.89 .29
BID TEPI 3.23 28.66 .26 .08 .27
BIDBIE .88 .40 .01 .01 -.02
BID2 42.02 -5.13 .48 .58 -.31
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TABLE B.3
BIPOLE RESULTS
BASIi OPTIC>N 2; DE-SIGNEI) EXPE1^IMENTB
Exp
#
Design Tepi
(um)
BIE
(KeV)
BID
(E13)
Beta VA
(V)
fTmax
(GHz)
fTl
(GHz)
Ik
(mA)
1 B 5.9 78 2.8 123 34 4.08 2.4 3.6
2 B 7.1 78 2.8 116 67 3.2 2.24 2.9
3 B 5.9 102 2.8 67 75 2.64 1.36 4.4
4 B 7.1 102 2.8 65 117 2.16 1.28 3.6
5 B 5.9 78 5.2 54 98 2.48 1.2 3.8
6 B 7.1 78 5.2 53 153 2.08 1.12 3.7
7 B 5.9 102 5.2 32 156 1.6 0.672 3.7
8 B 7.1 102 5.2 32 240 1.36 0.664 3.6
9 B 5.5 90 4 57 64 2.64 1.2 3.8
10 B 7.5 90 4 54 153 1.84 1.12 2.8
11 B 6.5 70 4 93 72 3.2 1.92 3.8
12 B 6.5 110 4 38 186 1.6 0.712 3.4
13 B 6.5 90 2 132 41 3.6 2.4 3.5
14 B 6.5 90 6 34 211 1.6 0.704 3.5
15 B 6.5 90 4 55 128 2.24 1.12 3.7
Note: fTl = fT at Vbe of .75V
TABLE B.4
REGRESSION MODEL; BASE OPTION 2 - DESIGN B
Scaled Parameter
Con
hFE
stants for
Va(V)
Each Ou
fTm(GHz)
tput Respi
fTl (GHz)
3nse
iK(mA)
INTERCEPT 54.85 128.47 2.20 1.12 3.69
TEPI -2.04 45.02 -.41 -.04 -.41
TEPI2
.05 -21.62 .07 .04 -.26
BIE -1.49 2.60 -.04 -.02 .005
BIETEPI .11 .64 .009 .0008 -.001 |
BIE2 .02 -.002 .0005 .0005 .0001
BID -22.26 38.95 -.48 -.40 .02
BIDTEPI 1.27 10.85 .14 .02 .23
BIDBIE .56 .50 .007 .008 -.02
BID2 6.87 -1.0 .10 .11 -.02
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TABLE B.5
BIPOLE RESULTS
BASE OPTION 2; DESIGNED EXPERIMENT C
Exp
#
Design Tepi
(um)
BIE
(KeV)
BID
(E13)
Beta VA
(V)
fTmax
(GHz)
fTl
(GHz)
Ik
(mA)
1 C 5.9 46 4.2 344 9 7.04 5.2 2.2
2 C 7.1 46 4.2 309 19 4.88 4.24 1.8
3 c 5.9 65 4.2 108 46 4 2.16 3.8
4 c 7.1 65 4.2 103 75 3.12 2 3.7
5 c 5.9 46 7.8 111 46 4.24 2.4 3.6
6 c 7.1 46 7.8 107 67 3.2 2.08 3.6
7 c 5.9 65 7.8 47 105 2.4 1.04 3.9
8 c 7.1 65 7.8 46 182 2 0.96 3.9
9 c 5.5 55 6 106 33 4.48 2.08 3.8
10 c 7.5 55 6 97 85 2.72 1.92 2.7
11 c 6.5 40 6 275 18 5.44 4.24 2.6
12 c 6.5 70 6 55 125 2.4 1.2 3.6
13 c 6.5 55 3 301 17 5.36 4.4 2.6
14 c 6.5 55 9 55 114 2.48 1.2 3.7
15 c 6.5 55 6 97 67 3.36 2 3.7
Note: fTl = fT at Vbe of .75V
REGRESSION M
TABLE B.6
ODEL; BASE OPTION 2 - DESIGN C
Scaled Parameter
Con
hFE
stants for
Va(V)
Each Ou
fTm(GHz)
tput Resp<
fTl (GHz)
mse
iK(mA)
INTERCEPT 97.89 67.41 3.32 1.98 3.64
TEPI -7.45 27.5 -.90 -.22 -.30
TEPI2 -.21 -6.92 .26 .01 -.27
BIE -7.47 3.52 -.10 -.10 .05
BIETEPI .72 1.64 .04 .02 .01
BIE2 .28 .02 .003 .003 -.001
BID -39.64 16.78 -.50 -.52 .22
BID TEPI 4.08 6.83 .19 .09 .05
BIDBIE 2.32 .68 .01 .02 -.02
BID2 8.51 -.05 .07 .08 -.05
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TABLE B.7 - BASE OPTION 3; DESIGN A
Factor
(Input Variable) - a
LEVEL
0 + + a
Epi Thickness (um) 5.5 5.9 6.5 7.1 7.5
Base Implant Energy
(KeV)
70 74 80 86 90
Base Implant Dose 1E13 1.6E13 2.5E13 3.4E13 4E13
TABLE B.8
BIPOLE RESULTS - BASE OPTION 3; DESIGN A
Exp
#
Design Tepi
(um)
BIE
(KeV)
BID
(E13)
Beta VA
(V)
fTmax
(GHz)
fTl
(GHz)
Ik
(mA)
1 A 5.9 74 1.6 218 18 6.32 4 2.9
2 A 7.1 74 1.6 204 33 4.4 3.52 2.7
3 A 5.9 86 1.6 120 37 4.64 2.48 3.7
4 A 7.1 86 1.6 117 60 3.52 2.32 3.6
5 A 5.9 74 3.4 70 69 3.6 1.52 4.2
6 A 7.1 74 3.4 69 108 2.96 1.44 4.1
7 A 5.9 86 3.4 46 121 2.64 1.04 4.4
8 A 7.1 86 3.4 45 181 2.24 0.96 4.0
9 A 5.5 80 2.5 86 43 4.32 1.84 4.3
10 A 7.5 80 2.5 79 88 2.72 1.6 3.4
11 A 6.5 70 2.5 128 48 4.24 2.48 3.3
12 A 6.5 90 2.5 58 115 2.72 1.28 3.8
13 A 6.5 80 1 341 14 6.08 4.88 2.5
14 A 6.5 80 4 45 162 2.4 1.04 4.1
15 A 6.5 80 2.5 81 87 3.44 1.68 4.0
TABLE B.9
REGRESSIONMODEL; BASE OPTION 3 - DESIGN A
Scaled Parameter
Con
hFE
stants for
Va(V)
Each Ou
fTm(GHz)
tput Resp<
fTl (GHz)
mse
iK(mA)
INTERCEPT 84.33 86.93 3.41 1.73 3.91
TEPI -3.66 26.05 -.84 -.13 -.27
TEPI2 -10.03 -21.23 .11 -.035 .009
BIE -4.29 3.48 -.08 -.07 .03
BIETEPI .42 1.03 .04 .01 -.005
BIE2 .004 -.051 .0008 .001 -.002
BID -75.67 47.38 -1.11 -1.12 .53
BID TEPI 3.45 14.18 .43 .11 -.02
BIDBIE 3.17 1.81 .02 .04 -.03
BID2 44.49 .62 .37 .54 -.24
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TABLE B. 10 - BASE OPTION 3 DESIGN B
Factor
(Input Variable) - a
LEVEL
0 + + a
Epi Thickness (um) 5.5 5.9 6.5 7.1 7.5
Base Implant Energy
(KeV)
55 59 65 71 75
Base Implant Dose 2E13 2.8E13 4E13 5.2E13 6E13
TABLE B.ll
BIPOLE RESULTS - BASE OPTION 3; DESIGN B
Exp
#
Design Tepi
(um)
BIE
(KeV)
BID
(E13)
Beta VA
(V)
fTmax
(GHz)
fTl
(GHz)
Ik
(mA)
1 B 5.9 59 2.8 240 16 6.72 4.4
2 B 7.1 59 2.8 221 27 4.72 3.68 3.1
3 B 5.9 71 2.8 105 43 4.56 2.16 3.7
4 B 7.1 71 2.8 102 75 3.44 2.16 3.3
5 B 5.9 59 5.2 83 64 4.16 1.84 4.1
6 B 7.1 59 5.2 81 99 3.2 1.76 3.4
7 B 5.9 71 5.2 46 119 2.88 1.04 4.1
8 B 7.1 71 5.2 44 168 2.32 1.04 4.4
9 B 5.5 65 4 90 44 4.72 1.92 4.1
10 B 7.5 65 4 84 91 2.88 1.84 3.3
11 B 6.5 55 4 167 33 5.04 3.28 3.6
12 B 6.5 75 4 54 125 2.8 1.2 3.7
13 B 6.5 65 2 256 21 5.6 4.32
14 B 6.5 65 6 51 87 3.12 1.2
15 B 6.5 65 4 84 79 3.6 1.76 3.8
TABLE B.l 2
REGRESSION MODEL; BASE OPTION 3 - DESIGN B
Scaled Parameter
Con
hFE
stants for
Va(V)
Each Ou
fTm(GHz)
tput Resp<
fTi (GHz)
)nse
iK(mA)
INTERCEPT 75.06 84.53 3.46 1.66 3.84
TEPI -3.91 26.28 -.90 -.09 -.38
TEPI2 4.03 -5.81 .18 .08 -.15
BIE -5.89 3.97 -.11 -.10 .006
BIETEPI .54 1.18 .05 .03 .071
BIE2 .29 -.036 .004 .005 -.001
BID -43.87 25.17 -.66 -.70 .17
BIDTEPI 3.26 7.03 .28 .11 .26
BIDBIE 3.11 .89 .02 .04 .026
BID2 17.68 -4.88 .19 .25 .06
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TABLE B.l 3 - BASE OPTION 4 - DESIGN B
Factor
(Input Variable) - a
LEVEL
0 + + a
Epi Thickness (um) 5.5 5.9 6.5 7.1 7.5
Base Implant Energy
(KeV)
55 59 65 71 75
Base Implant Dose 3.5E13 4.3E13 5.5E13 6.7E13 7.5E13
TABLE B.14
BIPOLE RESULTS - BASE OPTION 4; DESIGN B
Exp
#
Design Tepi
(um)
BIE
(KeV)
BID
(E13)
Beta VA
(V)
fTmax
(GHz)
fTl
(GHz)
Ik
(mA)
1 B 5.9 59 5.9 160 17 5.92 3.2 4.0
2 B 7.1 ! 59 5.9 152 29 4.4 3.04 3.4
3 B 5.9 71 5.9 54 67 3.52 1.28 5.0
4 B 7.1 71 5.9 52 99 2.8 1.2 3.7
5 B 5.9 59 10 65 47 3.92 1.52 4.3
6 B 7.1 59 10 63 80 3.04 1.44 4.4
7 B 5.9 71 10 28 126 2.32 0.624 5.3
8 B 7.1 71 10 27 177 2 0.616 4.8
9 B 5.5 65 8 55 46 3.84 1.28 4.9
10 B 7.5 65 8 53 99 2.56 1.2 3.6
11 B 6.5 55 8 144 25 5.04 2.96 3.2
12 B 6.5 75 8 29 161 2.16 0.8 4.9
13 B 6.5 65 4.5 128 33 4.64 2.56 3.3
14 B 6.5 65 11 34 141 2.48 0.8 5.4
15 B 6.5 65 8 53 84 3.12 1.28 4.4
TABLE B.l5 - REGRESSION MODEL; BASE OPTION 4- DESIGN B
Scaled Parameter
Con
hFE
stants for
Va(V)
Each Ou
fTm(GHz)
tput Resp<
fTl (GHz)
)nse
lK(mA)
INTERCEPT 80.86 85 3.82 1.84 3.85
TEPI -4.11 26.51 -1.01 -.13 -.625
TEPI2 2.28 -15.13 .15 -.05 .51
BIE -8.92 6.45 -.15 -.05 .08
BIETEPI .63 1.3 .07 .02 -.04
BIE2 .54 .06 .004 .007 -.004
BID -32.23 24.36 -.52 -.55 .31
BID TEPI 2.27 7.11 .23 .125 -.45
BIDBIE 3.25 .98 .02 .04 -.03
BID2 7.56 -.07 .07 .11 .085
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TABLE B.l6- BASE OPTION 5 - DESIGN B
Factor
(Input Variable) - a
LEVEL
0 + + a
Epi Thickness (um) 5.5 5.9 6.5 7.1 7.5
Base Implant Energy
(KeV)
55 59 65 71 75
Base Implant Dose 4.5E13 5.9E13 8E13 1E14 1.1E14
TABLE B.l
BIPOLE RESULTS - BASE 0]
7
PTION 5; DESIGN B
Exp
#
Design Tepi
(um)
BIE
(KeV)
BID
(E13)
Beta VA
(V)
fTmax
(GHz)
fTl
(GHz)
Ik
(mA)
1 A 5.9 59 5.9 160 17 5.92 3.2 4.0
2 A 7.1 59 5.9 152 29 4.4 3.04 3.4
3 A 5.9 71 5.9 54 67 3.52 1.28 5.0
4 A 7.1 71 5.9 52 99 2.8 1.2 3.7
5 A 5.9 59 10 65 47 3.92 1.52 4.3
6 A 7.1 59 10 63 80 3.04 1.44 4.4
7 A 5.9 71 10 28 126 2.32 0.624 5.3
8 A 7.1 71 10 27 177 2 0.616 4.8
9 A 5.5 65 8 55 46 3.84 1.28 4.9
10 A 7.5 65 8 53 99 2.56 1.2 3.6
11 A 6.5 55 8 144 25 5.04 2.96 3.2
12 A 6.5 75 8 29 161 2.16 0.8 4.9
13 A 6.5 65 4.5 128 33 4.64 2.56 3.3
14 A 6.5 65 11 34 141 2.48 0.8 5.4
15 A 6.5 65 8 53 84 3.12 1.28 4.4
TABLE B.18 - REGRESSION MODEL; BASE OPTION 5 - DESIGN B
Scaled Parameter
| Con
hpE
stants for
Va(V)
Each Ou
fTm(GHz)
tput Resp<
fTl (GHz)
)nse
lK(mA)
INTERCEPT 55.37 119.51 3.17 1.29 4.41
TEPI -2.13 34.72 -.71 -.06 -.55
TEPI2 -.107 -10.63 .09 -.04 -.13
BIE -5.9 9.65 -.14 -.01 .07
BIETEPI .26 3.13 .05 .008 -.04
BIE2 .33 .17 .005 .006 -.003
BID -14.33 24.02 -.33 -.27 .22
BIDTEPI .72 8.97 .11 .009 .15
BIDBIE 1.35 1.56 .01 .02 -.0002
BID2 2.21 .99 .03 .03 .004
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